Digital Phase - Locked Loop Based on FIR Filters
نویسندگان
چکیده
In this paper, a new digital phase-locked loop (DPLL) is proposed based on finite impulse response (FIR) filters. The proposed DPLL is more robust to incorrect noise information than the existing DPLL using fixed gain. We show the effectiveness of the proposed DPLL via a numerical example.
منابع مشابه
High-Speed Recursive Digital Filters Based on the Frequency-Response Masking Approach
The frequency-response masking approach for highspeed recursive infinite-impulse response (IIR) digital filters is introduced. In this approach, the overall filter consists of a periodic model filter, its power-complementary periodic filter, and two masking filters. The model filters are composed of two all-pass filters in parallel, whereas the masking filters are linear-phase finite-impulse re...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملLow Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کاملDesign of an Area-Efficient Interpolated FIR Filter Based on LUT Partitioning
With the on-going research to introduce multimedia capabilities into digital mobile communication systems, communication standards specify the use of enabling technologies such as the 3-channel W-CMDA mobile station modulator [1]. Pulse-shaping 1:4 interpolated FIR filters are employed in each band-limited Quadrature Phase Shift Keying (QPSK) modulator to provide in-band spectral shaping while ...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014